DS05-10165-3E

$\begin{array}{l} \mbox{MEMORY} \\ \mbox{CMOS 1 M} \times \mbox{16 BIT} \\ \mbox{FAST PAGE MODE DYNAMIC RAM} \end{array}$

MB8116160A-60/-70

CMOS 1,048,576 \times 16 BIT Fast Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB8116160A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB8116160A features a "fast page" mode of operation whereby high-speed random access of up to 256-bits of data within the same row can be selected. The MB8116160A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8116160A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8116160A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8116160A are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

Para	meter	MB8116160A-60	MB8116160A-70
RAS Access Time		60 ns max.	70 ns max.
Random Cycle Time		110 ns min.	130 ns min.
Address Access Tim	e	30 ns max.	35 ns max.
CAS Access Time		15 ns max.	17 ns max.
Fast Page Mode Cyc	le Time	40 ns min.	45 ns min.
Low Power	Operating Current	550 mW max.	495 mW max.
Dissipation	Standby Current	11 mW max. (LVTTL level)	/ 5.5 mW max. (CMOS level)

- 1,048,576 words \times 16 bit organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- All input and output are TTL compatible
- 4096 refresh cycles every 65.6ms
- Self refresh function
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	Vin, Vout	-0.5 to +7.0	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	—	50	mA
Operating Temperature	Торе	0 to 70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE




Package and Ordering Information

- 42-pin plastic (400mil) SOJ, order as MB8116160A-xxPJ
- 50-pin plastic (400mil) TSOP-II with normal bend leads, order as MB8116160A-xxPFTN

To Top / Lineup / Index

MB8116160A-60/MB8116160A-70



■ CAPACITANCE

 $(T_A=25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Max.	Unit
Input Capacitance, A ₀ to A ₁₁	CIN1	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	CIN2	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS

	42-Pin SOJ (TOP VIEW)									
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 Pin Index	42 Vss 41 DQ16 40 DQ15 39 DQ14 38 DQ13 37 Vss 36 DQ12 35 DQ11 34 DQ10 33 DQ9 32 N.C. 31 CAS 30 UCAS 29 OE 28 A9 27 A8 26 A7 25 A6 24 A5 23 A4 22 Vss								
<	50-Pin TSOP (TOP VIEW) Normal Bend>									
Vcc 1 (DQ1 2 DQ2 3 DQ3 4 DQ4 5 Vcc 6 DQ5 7 DQ6 8 DQ7 9 DQ8 10 N.C. 11	1 Pin Index	50 Vss 49 DQ16 48 DQ15 47 DQ14 46 DQ13 45 Vss 44 DQ12 43 DQ11 42 DQ10 41 DQ9 40 N.C.								
N.C. [15 N.C. [16 WE [17 RAS [18 A ₁₁ [19 A ₁₀ [20 A ₀ [21 A ₁ [22 A ₂ [23 A ₃ [24 Vcc [25]		36 N.C. 35 LCAS 34 UCAS 33 OE 32 A9 31 A8 30 A7 29 A6 28 A5 27 A4 26 Vss								

Designator	Function			
A ₀ to A ₁₁	Address inputs row : A₀ to A₁₁ column : A₀ to A7 refresh : A₀ to A11			
RAS	Row address strobe			
LCAS	Lower column address strobe			
UCAS	Upper column address strobe			
WE	Write enable			
ŌE	Output enable			
DQ1 to DQ16	Data Input/Output			
Vcc	+5.0 volt power supply			
Vss	Circuit ground			
N.C.	No connection			

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	4	Vcc	4.5	5.0	5.5	V	
Supply voltage	1	Vss	0	0	0	v	
Input High Voltage, all inputs	1	Vін	2.4		6.5	V	0°C to + 70°C
Input Low Voltage, all inputs*	1	VIL	-3.0	—	0.8	V	

*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A0 to A11) are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 1. First, twelve row address bits are input on pins A0-through-A11 and latched with the row address strobe (RAS) then, eight column address bits are input and latched with the column address strobe (LCAS or UCAS). Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS, respectively. The address latches are of the flow-through type; thus, address information appearing after tran (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways-an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS} / \overline{UCAS}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ1-DQ8 is strobed by \overline{LCAS} and DQ9-DQ16 is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS} / \overline{UCAS}$. in a delayed write or a read-modify-write cycle, \overline{WE} goes Low after $\overline{LCAS} / \overline{UCAS}$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signa

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- trac : from the falling edge of \overline{RAS} when trcd (max) is satisfied.
- tcac: from the falling edge of LCAS (for DQ1-DQ8) UCAS (for DQ9-DQ16) when tRCD is greater than tRCD (max).
- taa : from column address input when trad is greater than trad (max).
- to EA: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa, and trcd (max) is satisfied.

The data remains valid until either $\overline{\text{LCAS}}$ / $\overline{\text{UCAS}}$ or $\overline{\text{OE}}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 256x16-bits can be accessed and, when multiple MB8116160As are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Note 3

Deremeter	Neteo	Symbol	Condition		Unit				
Parameter	Notes	Symbol	Condition	Min.	Тур.	Max.	Unit		
Output high voltage	1	Vон	Іон = -5.0 mA	2.4			V		
Output low voltage	1	Vol	IoL = +4.2 mA			0.4	V		
Input leakage current (any input)		lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 4.5 \ V \leq V_{\text{CC}} \leq 5.5 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins not} \\ \text{under test} = 0 \ V \end{array}$	-10	_	10	μΑ		
Output leakage currer	nt		0V≤ Vou⊤ ≤ Vcc; Data out disabled	-10		10			
Operating current (Average power	MB8116160A-60		RAS & LCAS, UCAS cycling;			100	mA		
supply current) [2]	MB8116160A-70		t _{RC} = min			90			
Standby current (Power supply	TTL level		RAS = LCAS, UCAS = V⊪			2.0	mA		
current)	CMOS level	ICC2	$\overline{\text{RAS}} = \overline{\text{LCAS}}, \overline{\text{UCAS}} \ge V_{\text{CC}} - 0.2 \text{ V}$			1.0			
Refresh current #1 (Average power	MB8116160A-60	1	LCAS, UCAS = V⊮, RAS cycling;			100	~ ^		
supply current) 2	MB8116160A-70	Іссз	t _{RC} = min	_	_	90	mA		
Fast Page Mode	MB8116160A-60		RAS = V _{IL} , <u>LCAS</u> , <u>UCAS</u> cycling;			90			
Current 2	MB8116160A-70	- Icc4	t _{PC} = min	_	_	80	mA		
Refresh current #2 (Average power	MB8116160A-60	Icc5	RAS cycling;	RAS cycling;	RAS cycling;			90	
supply current) 2 MB8116160A-70 $t_{RC} = min$		CAS-before-RAS; trc = min			80	mA			
Refresh current #3					1000				
(Average power supply current)	MB8116160A-70	Icc9	Self refresh; t _{RASS} = min			1000	μA		

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB8116	6160A-60	MB8116	Unit	
NO.	Parameter	notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		tref	_	65.6	_	65.6	ms
2	Random Read/Write Cycle Time		tRC	110	_	130		ns
3	Read-Modify-Write Cycle Time		trwc	150	_	174		ns
4	Access Time from RAS	6, 9	t RAC	—	60	—	70	ns
5	Access Time from CAS	7, 9	tcac	—	15	_	17	ns
6	Column Address Access Time	8, 9	taa	_	30		35	ns
7	Output Hold Time		tон	3		3		ns
8	Output Buffer Turn On Delay Time	Э	ton	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time	10	toff	_	15	_	17	ns
10	Transition Time		tτ	3	50	3	50	ns
11	RAS Precharge Time		t RP	40	—	50		ns
12	RAS Pulse Width		tras	60	100000	70	100000	ns
13	RAS Hold Time		trsн	15	_	17		ns
14	CAS to RAS Precharge Time		t CRP	5	_	5		ns
15	RAS to CAS Delay Time	11, 12	trcd	20	45	20	53	ns
16	CAS Pulse Width		tcas	15	—	17	—	ns
17	CAS Hold Time		tсsн	60	_	70	_	ns
18	CAS Precharge Time (Normal)	19	t CPN	10	_	10	_	ns
19	Row Address Set Up Time		tasr	0	_	0	_	ns
20	Row Address Hold Time		traн	10	_	10		ns
21	Column Address Set Up Time		tasc	0	_	0		ns
22	Column Address Hold Time		tсан	15	_	15		ns
23	Column Address Hold Time from	RAS	tar	35	_	35		ns
24	RAS to Column Address Delay Time	13	t RAD	15	30	15	35	ns
25	Column Address to RAS Lead Tir	me	tral	30	—	35	—	ns
26	Column Address to CAS Lead Tir	me	tCAL	30	—	35		ns
27	Read Command Set Up Time		trcs	0	_	0		ns
28	Read Command Hold Time Referenced to RAS	14	t RRH	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	14	tксн	0	_	0	_	ns
30	Write Command Set Up Time	15, 20	twcs	0		0	_	ns
31	Write Command Hold Time		twcн	15		15		ns

■ AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

Na	Devementer	Cumb al	MB8116	6160A-60	MB8116	6160A-70	11
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
32	Write Hold Time from RAS	twcr	35	_	35	_	ns
33	WE Pulse Width	twp	15	—	15		ns
34	Write Command to \overline{RAS} Lead Time	trwL	15	—	17		ns
35	Write Command to \overline{CAS} Lead Time	tcw∟	15	—	17		ns
36	DIN Set Up Time	tos	0	—	0		ns
37	DIN Hold Time	tон	15	—	15		ns
38	Data Hold Time from RAS	tdhr	35		35		ns
39	RAS to WE Delay Time20	t RWD	80		92		ns
40	CAS to WE Delay Time 20	tcwd	35	—	39	_	ns
41	Column Address to WE Lead [20]	tawd	50	_	57	_	ns
42	RASPrecharge Time to CASActive Time (Refresh cycles)	t RPC	5		5	_	ns
43	\overline{CAS} Set Up Time for \overline{CAS} -before- \overline{RAS} Refresh	tcsr	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refresh	t CHR	10	_	12	_	ns
45	Access Time from OE 9	t OEA		15	—	17	ns
46	Output Buffer Turn Off Delay from OE	toez		15		17	ns
47	OE to RAS Lead Time for Valid Data	t oel	10	_	10		ns
48	OE Hold Time Referenced to WE 16	tоен	5	_	5		ns
49	OE to Data In Delay Time	toed	15	—	17	_	ns
50	CAS to Data In Delay Time	tcdd	15	—	17	_	ns
51	DIN to CAS Delay Time 17	tozc	0	_	0		ns
52	DIN to OE Delay Time 17	tozo	0	_	0		ns
60	Fast Page Mode RAS Pulse width	t RASP		100000		100000	ns
61	Fast Page Mode Read/WriteCycle Time	t _{PC}	40	_	45		ns
62	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	80	_	89	_	ns
63	Access Time from CAS Precharge 9, 18	tсра		35	_	40	ns
64	Fast Page Mode CAS Precharge Time	t _{CP}	10		10	_	ns
65	Fast Page Mode \overline{RAS} Hold Time from \overline{CAS} Precharge	tкнср	35	_	40	_	ns
66	Fast Page Mode \overline{CAS} Precharge to \overline{WE} Delay Time	t CPWD	55	_	62	_	ns


Notes: 1. Referenced to Vss.

2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$.

Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3 V$.

- An initial pause (RAS = CAS = V_{IH}) of 200µs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume $t_{T} = 5$ ns.
- 5. V_I (min) and V_I (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_I (min) and V_I (max).
- 6. Assumes that $t_{RCD} \le t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig.2 and 3.
- 7. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$, access time is t_cac.
- 8. If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} t_{CAC} t_T$, access time is t_{AA} .
- 9. Measured with a load equivalent to two TTL loads and 50 pF.
- 10. to_{FF} and to_{EZ} is specified that output buffer change to high impedance state.
- 11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- 12. t_{RCD} (min) = t_{RAH} (min) + 2 t_T + t_{ASC} (min).
- 13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- 14. Either tRRH or tRCH must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min).
- 17. Either tozc or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- 19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.
- 20. twcs, tcwb, trwb, tawb and tcPwb are not restrictive operating parameters. They are included in the data sheet as electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dou⊤ pin will maintain high impedance state through-out the entire cycle. If tcwb ≥ tcwb (min), trwb ≥ trwb (min), tawb ≥ trwb (min), tawb ≥ tcwb (min), tawb ≥ tcwb (min), tawb ≥ tcwb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dou⊤ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and tral tral to the Dou⊤ pin, and write operation can be executed by satisfying trwL, tcwL, and tral specifications.




■ FUNCTIONAL TRUTH TABLE

		C	lock Inp	ut		Add	ress	Input/Output Data							
Operation Mode	RAS	LCAS	UCAS	WE	ŌĒ	Row	Column	DQ1 t	o DQ8	DQ9 t	o DQ 16	Refresh	Note		
	каз	каз	KAJ	LUAS	UCAS	VVE		KUW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	—	_	High-Z	_	High-Z	_			
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)		
Write Cycle (Early Write)	L	L H L	H L L	L	х	Valid	Valid	Valid Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)		
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid Valid	Valid High-Z Valid	 Valid Valid	High-Z Valid Valid	Yes*			
RAS-only Refresh Cycle	L	н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes*			
CAS-before- RAS Refresh Cycle	L	L	L	х	х	_	_	_	High-Z	_	High-Z	Yes	tcsr≥tcsr (min)		
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept.		

X; "H" or "L"

*; It is impossible in Fast Page Mode.




To implement a read operation, a valid address is latched by the RAS and LCAS or UCAS address strobes and with WE set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. LCAS controls the input/output data on DQ1-DQ8 pins, UCAS controls one on DQ8-DQ16 pins. The access time is determined by RAS(trac), LCAS/UCAS(tcac), \overline{OE} (toEA) or column addresses (tAA) under the following conditions:

If trcd > trcd (max), access time = tcac.


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .

If \overline{OE} is brought Low after trac, tcac, or taa(whichever occurs later), access time = toEA.


However, if either $\overline{\text{LCAS}}/\overline{\text{UCAS}}$ or $\overline{\text{OE}}$ goes High, the output returns to a high-impedance state after toH is satisfied.




A write cycle is similar to a read cycle except $\overline{\text{WE}}$ is set to a Low state and $\overline{\text{OE}}$ is an "H" or "L" signal. A write cycle can be implemented in either of three ways - early write, delayed write, or read-modify-write. During all write cycles, timing parameters trave, tcwe, treat and tcat must be satisfied. In the early write cycle shown above twos satisfied, data on the DQ pins are latched with the falling edge of LCAS or UCAS and written into memory.




In the delayed write cycle, twcs is not satisfied; thus, the data on the DQ pins is latched with the falling edge of \overline{WE} and written into memory. The Output Enable (\overline{OE}) signal must be changed from Low to High before \overline{WE} goes Low ($t_{OED} + t_T + t_{DS}$).







DESCRIPTION


The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operations is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a Hight level druing all successive memory cycles in which the row address is latched. The address time is determined by tcac, t AA, tcpA, or toEA, which ever one is the lastest in occurring.



is latched on the falling edge of UCAS and the data is written into the memory. During the fast page mode early write cycle, including the delayed (OE) write and read-modify-write cycles, tcwL must be satisfied.









DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of LCAS or UCAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If, a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A11 are defined by the on-chip refresh counter.


Column Address: Bits A0 through A7 are defined by latching levels on A0-A7 at the second falling edge of CAS. The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

No.	Parameter	Symbol	MB8116	160A-60	MB8110	Unit	
NO.	Falameter	Symbol	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	t FCAC	_	50	_	55	ns
91	Column Address Hold Time	t FCAH	35		35		ns
92	CAS to WE Delay Time	t FCWD	70		77		ns
93	CAS Pulse Width	t FCAS	90		99		ns
94	RAS Hold Time	t FRSH	90	_	99	_	ns

(At recommended operating conditions unless otherwise noted.)

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB8116	160A-60	MB8110	Unit	
NO.	raiameter	Symbol	Min.	Max.	Min.	Max.	
100	CAS Pulse Width	t RASS	100	—	100	—	μs
101	RAS Precharge Time	t RPS	110		125	_	ns
102	CAS Hold Time	t cнs	-50		-50		ns

Note: Assumes self refresh cycle only

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator. If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of t_{RASS} (more than 100 µs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS = L" and "CAS = L".


Exit from self refresh cycle is performed by togging RAS and CAS to "H" with specified tcHs min.. In this time, RAS must be kept "H" with specified tRPS min..

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restriction for Self Refresh operation;

For self refresh operation, the notice below must be considered.


- In the case that distributed CBR refresh are operated between read/write cycles Self refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within tREF max..
- 2) In the case that burst CBR refresh or distributed burst RAS-only refresh are operated between read/write cycles 4,096 times of burst CBR refresh or 4,096 times of burst RAS-only refresh must be executed before and after Self refresh cycles.



* read/write operation can be performed non refresh time within t_{NS} or t_{SN}


PACKAGE DIMENSIONS

(Suffix: -PJ)



PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.